This standard defines a low-cost method for testing the interconnection of discrete, complex memory integrated circuits (ICs) where additional pins for testing are not available and implementing boundary scan (IEEE Std 1149.1, IEEE Standard for Test Access Port and Boundary-Scan Architecture, https://standards-qa21.ieee.org/standard/1149_1-2013.html) is not feasible. This standard describes the implementation rules for the test logic and test mode access/exit methods in compliant ICs. The standard is limited to the behavioral description of the implementation and will not include the technical design for the test logic or test mode control circuitry.
- Standard Committee
- C/TT - Test Technology
- Status
- Active PAR
- PAR Approval
- 2020-09-24
- Superseding
- 1581-2011
Working Group Details
- Society
- IEEE Computer Society
- Standard Committee
- C/TT - Test Technology
- Working Group
-
SCIT1581 - Static Component Interconnection Test Protocol and Architecture Working Group
Learn More About SCIT1581 - Static Component Interconnection Test Protocol and Architecture Working Group - IEEE Program Manager
- Tom Thompson
Contact Tom Thompson - Working Group Chair
- Heiko Ehrenberg
Other Activities From This Working Group
Current projects that have been authorized by the IEEE SA Standards Board to develop a standard.
No Active Projects
Standards approved by the IEEE SA Standards Board that are within the 10-year lifecycle.
1581-2011
IEEE Standard for Static Component Interconnection Test Protocol and Architecture
IEEE Std 1581 defines a low-cost method for testing the interconnection of discrete, complex memory integrated circuits (ICs) where additional pins for testing are not available and implementing boundary scan (IEEE Std 1149.1(TM)) is not feasible. This standard describes the implementation rules for the test logic and test mode access/exit methods in compliant ICs. The standard is limited to the behavioral description of the implementation and will not include the technical design for the test logic or test mode control circuitry.
These standards have been replaced with a revised version of the standard, or by a compilation of the original active standard and all its existing amendments, corrigenda, and errata.
No Superseded Standards
These standards have been removed from active status through a ballot where the standard is made inactive as a consensus decision of a balloting group.
No Inactive-Withdrawn Standards
These standards are removed from active status through an administrative process for standards that have not undergone a revision process within 10 years.
No Inactive-Reserved Standards